VHDLweb
Write the entity declaration and architecture for a 4-input OR gate, as shown in the figure below:
You should name the entity or4.
Don't hesitate to use the reference sheet!
-- You got this!
Are you confident about this change? (select one to recompile)